► ENP, ENT
► ENI, ENC
► ENP, ENC
► ENT, ENI
The 74HC163 is a 4-bit Synchronous Counter. Figure 28.2. The counter has the following pins.
- Parallel data inputs D0, D1, D2 and D3
- Data outputs Q0, Q1, Q2 and Q3
- Positive edge-triggered CLOCK signal
- Active-low CLR input which resets the Counter output to 0000
- Active-low LOAD input which loads the 4-bit data applied at the counter inputs
- Active-high ENT and ENP enable inputs. For the counter to operate both theenable inputs have to be high.
On Thu, Feb 2, 2012 at 12:34 PM, faiza shoukat <faizafaiza123@gmail.com> wrote:
74HC163 has two enable input pins which are _______ and _________--► ENP, ENT► ENI, ENC► ENP, ENC► ENT, ENI
--
Please visit www.vuzs.net For Current & Old Papers, Quizzes, Assignments and study material.
To post a new message on this group, send email to vuZs@googlegroups.com
Message Posting Rules: http://vuzs.net/faq/4795-vuzs-google-groups-basic-rules-for-posting-messages.html
--
To unsubscribe from this group, send email to vuZs+unsubscribe@googlegroups.com
--
To join this group Send blank email to vuZs+subscribe@googlegroups.com
or visit
http://groups.google.com/group/vuZs/subscribe
Regards,
Misbah Yousuf
--
--
Please visit www.vuzs.net For Current & Old Papers, Quizzes, Assignments and study material.
To post a new message on this group, send email to vuZs@googlegroups.com
Message Posting Rules: http://vuzs.net/faq/4795-vuzs-google-groups-basic-rules-for-posting-messages.html
--
To unsubscribe from this group, send email to vuZs+unsubscribe@googlegroups.com
--
To join this group Send blank email to vuZs+subscribe@googlegroups.com
or visit
http://groups.google.com/group/vuZs/subscribe
No comments:
Post a Comment